View AT25010A_1355542.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? serial peripheral interface (spi) compatible supports spi modes 0 (0,0) and 3 (1,1) low-voltage and standard-voltage operation ? 2.7 (v cc = 2.7v to 5.5v) ? 1.8 (v cc = 1.8v to 5.5v) 20 mhz clock rate (5v) 8-byte page mode block write protection ? protect 1/4, 1/2, or entire array write protect (wp ) pin and write disable instructions for both hardware and software data protection self-timed write cycle (5 ms max) high reliability ? endurance: one million write cycles ? data retention: 100 years automotive grade, extended temperature and lead-free/halogen-free devices available 8-lead pdip, 8-lead jedec soic, 8-lead map and 8-lead tssop packages description the AT25010A/020a/040a provides 1024/2048/4096 bits of serial electrically eras- able programmable read only memory (eeprom) organized as 128/256/512 words of 8 bits each. the device is optimized for use in many industrial and commercial appli- cations where low-power and low voltage operation are essential. the AT25010A/020a/040a is available in space saving 8-lead pdip, 8-lead jedec soic, 8-lead map and 8-lead tssop packages. the AT25010A/020a/040a is enabled through the chip select pin (cs ) and accessed via a 3-wire interface consisting of serial data input (si), serial data output (so), and serial clock (sck). all programming cycles are completely self-timed, and no sepa- rate erase cycle is required before write. block write protection is enabled by programming the status register with one of four blocks of write protection. separate program enable and program disable instruc- tions are provided for additional data protection. hardware data protection is provided via the wp pin to protect against inadvertent write attempts. the hold pin may be used to suspend any serial communication without resetting the serial sequence. spi serial eeproms 1k (128 x 8) 2k (256 x 8) 4k (512 x 8) AT25010A at25020a at25040a preliminary pin configurations pin name function cs chip select sck serial data clock si serial data input so serial data output gnd ground vcc power supply wp write protect hold suspends serial input 8-lead pdip 1 2 3 4 8 7 6 5 cs so wp gnd vcc hold sck si 8-lead soic 1 2 3 4 8 7 6 5 cs so wp g nd vcc hold sck si rev. 3348f?seepr?1/04 8-lead map bottom view 1 2 3 4 8 7 6 5 vcc hold sck si cs so wp gnd 8-lead tssop 1 2 3 4 8 7 6 5 cs so wp g nd vcc hold sck si
2 AT25010A/020a/040a 3348f?seepr?1/04 block diagram absolute maximum ratings* operating temperature................................. -55c to + 125c *notice: stresses beyond those listed under ?absolute maximum ratings? may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature .................................... -65c to + 150c voltage on any pin with respect to ground ....................................-1.0v to + 7.0v maximum operating voltage .......................................... 6.25v dc output current........................................................ 5.0 ma
3 AT25010A/020a/040a 3348f?seepr?1/04 note: 1. this parameter is characterized and is not 100% tested. dc characteristics (1) : t ai = -40 c to +85 c note: 1. v il min and v ih max are reference only and are not tested. pin capacitance (1) applicable over recommended operating range from t a = 25c, f = 1.0 mhz, v cc = +5.0v (unless otherwise noted). symbol test conditions max units conditions c out output capacitance (so) 8 pf v out = 0v c in input capacitance (cs , sck, si, wp , hold )6pfv in = 0v applicable over recommended operating range from: t ai = -40 c to +85 c, v cc = +1.8v to +5.5v, (unless otherwise noted). symbol parameter test condition min typ max units v cc1 supply voltage 1.8 5.5 v v cc2 supply voltage 2.7 5.5 v v cc3 supply voltage 4.5 5.5 v i cc1 supply current v cc = 5.0v at 20 mhz, so = open, read 6.5 8.0 ma i cc2 supply current v cc = 5.0v at 10 mhz, so = open, read, write 3.5 5.0 ma i sb1 standby current v cc = 1.8v, cs = v cc 0.1 0.5 a i sb2 standby current v cc = 2.7v, cs = v cc 0.3 1.0 a i sb3 standby current v cc = 5.0v, cs = v cc 2.0 3.5 a i il input leakage v in = 0v to v cc -3.0 a i ol output leakage v in = 0v to v cc , t ac = 0c to 70c -3.0 3.0 a v il (1) input low-voltage -0.6 v cc x 0.3 v v ih (1) input high-voltage v cc x 0.7 v cc + 0.5 v v ol1 output low-voltage 4.5v v cc 5.5v i ol = 3.0 ma 0.4 v v oh1 output high-voltage i oh = -1.6 ma v cc - 0.8 v v ol2 output low-voltage 1.8v v cc 3.6v i ol = 0.15 ma 0.2 v v oh2 output high-voltage i oh = -100 a v cc - 0.2 v
4 AT25010A/020a/040a 3348f?seepr?1/04 dc characteristics (1) : t ae = -40 c to +125 c note: 1. v il min and v ih max are reference only and are not tested. applicable over recommended operating range from: t ae = -40 c to +125 c, v cc = +1.8v to +5.5v (unless otherwise noted). symbol parameter test condition min typ max units v cc1 supply voltage 1.8 5.5 v v cc2 supply voltage 2.7 5.5 v v cc3 supply voltage 4.5 5.5 v i cc1 supply current v cc = 5.0v at 20 mhz, so = open, read 6.5 8.0 ma i cc2 supply current v cc = 5.0v at 10 mhz, so = open, read, write 3.5 5.0 ma i sb1 standby current v cc = 1.8v, cs = v cc 0.1 0.5 a i sb2 standby current v cc = 2.7v, cs = v cc 0.2 1.0 a i sb3 standby current v cc = 5.0v, cs = v cc 2.0 3.5 a i il input leakage v in = 0v to v cc -3.0 3.0 a i ol output leakage v in = 0v to v cc , t ac = 0c to 70c -3.0 3.0 a v il (1) input low-voltage -0.6 v cc x 0.3 v v ih (1) input high-voltage v cc x 0.7 v cc + 0.5 v v ol1 output low-voltage 4.5v v cc 5.5v i ol = 3.0 ma 0.4 v v oh1 output high-voltage i oh = -1.6 ma v cc - 0.8 v v ol2 output low-voltage 1.8v v cc 3.6v i ol = 0.15 ma 0.2 v v oh2 output high-voltage i oh = -100 a v cc - 0.2 v
5 AT25010A/020a/040a 3348f?seepr?1/04 ac characteristics applicable over recommended operating range from t ai = -40 to +85c, t ae = -40 to +125 c, v cc = as specified, cl = 1 ttl gate and 30 pf (unless otherwise noted). symbol parameter voltage min max units f sck sck clock frequency 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 0 0 0 20 10 5 mhz t ri input rise time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 2 2 2 s t fi input fall time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 2 2 2 s t wh sck high time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 20 40 80 ns t wl sck low time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 20 40 80 ns t cs cs high time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t css cs setup time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t csh cs hold time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t su data in setup time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t h data in hold time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t hd hold setup time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t cd hold hold time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t v output valid 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 0 0 0 20 40 80 ns t ho output hold time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 0 0 0 ns
6 AT25010A/020a/040a 3348f?seepr?1/04 note: 1. this parameter is characterized and is not 100% tested. t lz hold to output low z 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 0 0 0 25 50 100 ns t hz hold to output high z 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t dis output disable time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 25 50 100 ns t wc write cycle time 4.5 - 5.5 2.7 - 5.5 1.8 - 5.5 5 5 5 ms endurance (1) 5.0v, 25 c, page mode 1m write cycles ac characteristics (continued) applicable over recommended operating range from t ai = -40 to +85c, t ae = -40 to +125 c, v cc = as specified, cl = 1 ttl gate and 30 pf (unless otherwise noted). symbol parameter voltage min max units
7 AT25010A/020a/040a 3348f?seepr?1/04 serial interface description master: the device that generates the serial clock. slave: because the serial clock pin (sck) is always an input, the AT25010A/020a/040a always operates as a slave. transmitter/receiver: the AT25010A/020a/040a has separate pins designated for data transmission (so) and reception (si). msb: the most significant bit (msb) is the first bit transmitted and received. serial op-code: after the device is selected with cs going low, the first byte will be received. this byte contains the op-code that defines the operations to be performed. the op-code also contains address bit a8 in both the read and write instructions. invalid op-code: if an invalid op-code is received, no data will be shifted into the AT25010A/020a/040a, and the serial output pin (so) will remain in a high impedance state until the falling edge of cs is detected again. this will reinitialize the serial communication. chip select: the AT25010A/020a/040a is selected when the cs pin is low. when the device is not selected, data will not be accepted via the si pin, and the serial output pin (so) will remain in a high impedance state. hold: the hold pin is used in conjunction with the cs pin to select the AT25010A/020a/040a. when the device is selected and a serial sequence is underway, hold can be used to pause the serial communi cation with the master device without resetting the serial sequence. to pause, the hold pin must be brought low while the sck pin is low. to resume serial communication, the hold pin is brought high while the sck pin is low (sck may still toggle during hold ). inputs to the si pin will be ignored while the so pin is in the high impedance state. write protect: the write protect pin (wp ) will allow normal read/write operations when held high. when the wp pin is brought low, all write operations are inhibited. wp going low while cs is still low will interrupt a write to the AT25010A/020a/040a. if the internal write cycle has already been initiated, wp going low will have no effect on any write operation.
8 AT25010A/020a/040a 3348f?seepr?1/04 spi serial interface functional description the AT25010A/020a/040a is designed to interface directly with the synchronous serial peripheral interface (spi) of the 6805 and 68hc11 series of microcontrollers. the AT25010A/020a/040a utilizes an 8-bit instruction register. the list of instructions and their operation codes are contained in table 1. all instructions, addresses, and data are transferred with the msb first and start with a high-to-low cs transition. note: ?a? represents msb address bit a8. AT25010A/020a/040a table 1. instruction set for the AT25010A/020a/040a instruction name instruction format operation wren 0000 x110 set write enable latch wrdi 0000 x100 reset write enable latch rdsr 0000 x101 read status register wrsr 0000 x001 write status register read 0000 a011 read data from memory array write 0000 a010 write data to memory array
9 AT25010A/020a/040a 3348f?seepr?1/04 write enable (wren): the device will power up in the write disable state when v cc is applied. all programming instructions must therefore be preceded by a write enable instruction. the wp pin must be held high during a wren instruction. write disable (wrdi): to protect the device against inadvertent writes, the write disable instruction disables all programming modes. the wrdi instruction is indepen- dent of the status of the wp pin. read status register (rdsr): the read status register instruction provides access to the status register. the ready/busy and write enable status of the device can be determined by the rdsr instruction. similarly, the block write protection bits indicate the extent of protection employ ed. these bits are set by using the wrsr instruction. write status register (wrsr): the wrsr instruction allows the user to select one of four levels of protection. the AT25010A/020a/040a is divided into four array seg- ments. top quarter (1/4), top half (1/2), or all of the memory segments can be protected. any of the data within any selected segment will therefore be read only. the block write protection levels and corresponding status register control bits are shown in table 4. the two bits, bp1 and bp0 are nonvolatile cells that have the same properties and func- tions as the regular memory cells (e.g. wren, t wc , rdsr). table 2. status register format bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 xxxxbp1bp0wenrdy table 3. read status register bit definition bit definition bit 0 (rdy ) bit 0 = 0 (rdy ) indicates the device is ready. bit 0 = 1 indicates the write cycle is in progress. bit 1 (wen) bit 1 = 0 indicates the device is not write enabled. bit 1 = 1 indicates the device is write enabled. bit 2 (bp0) see table 4. bit 3 (bp1) see table 4. bits 4-7 are 0s when device is not in an internal write cycle. bits 0-7 are 1s during an internal write cycle. table 4. block write protect bits level status register bits array addresses protected bp1 bp0 AT25010A at25020a at25040a 0 0 0 none none none 1 (1/4) 0 1 60-7f c0-ff 180-1ff 2 (1/2) 1 0 40-7f 80-ff 100-1ff 3 (all) 1 1 00-7f 00-ff 000-1ff
10 AT25010A/020a/040a 3348f?seepr?1/04 read sequence (read): reading the AT25010A/020a/040a via the so (serial output) pin requires the following sequence. after the cs line is pulled low to select a device, the read op-code (including a8) is transmitted via the si line followed by the byte address to be read (a7-a0). upon co mpletion, any data on the si line will be ignored. the data (d7-d0) at the specified address is then shifted out onto the so line. if only one byte is to be read, the cs line should be driven high after the data comes out. the read sequence can be continued since the byte address is automatically incre- mented and data will continue to be shifted out. when the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle. write sequence (write): in order to program the AT25010A/020a/040a, the write protect pin (wp ) must be held high and two separate instructions must be executed. first, the device must be write enabled via the write enable (wren) instruction. then a write (write) instruction may be executed. also, the address of the memory loca- tion(s) to be programmed must be outside the protected address field location selected by the block write protection level. during an internal write cycle, all commands will be ignored except the rdsr instruction. a write instruction requires the following sequence. after the cs line is pulled low to select the device, the write op-code (including a8) is transmitted via the si line fol- lowed by the byte address (a7-a0) and the data (d7-d0) to be programmed. programming will start after the cs pin is brought high. (the low to high transition of the cs pin must occur during the sck low time immediately after clocking in the d0 (lsb) data bit. the ready/busy status of the device can be determined by initiating a read sta- tus register (rdsr) instruction. if bit 0 = 1, the write cycle is still in progress. if bit 0 = 0, the write cycle has ended. only the read status register instruction is enabled during the write programming cycle. the AT25010A/020a/040a is capable of an 8-byte page write operation. after each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain constant. if more than 8 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. the AT25010A/020a/040a is automatically returned to the write dis- able state at the completion of a write cycle. note: if the wp pin is brought low or if the device is not write enabled (wren), the device will ignore the write instruction and will return to the standby state, when cs is brought high. a new cs falling edge is required to re-initiate the serial communication.
11 AT25010A/020a/040a 3348f?seepr?1/04 timing diagrams synchronous data timi ng (for mode 0) wren timing wrdi timing so v oh v ol hi-z hi-z t v valid in si v ih v il t h t su t dis sck v ih v il t wh t csh cs v ih v il t css t cs t wl t ho
12 AT25010A/020a/040a 3348f?seepr?1/04 rdsr timing wrsr timing read timing cs sck 01234567891011121314 si instruction so 76543210 data out msb high impedance 15 cs sck 01234567891011121314 si instruction so 76543210 data in high impedance 15
13 AT25010A/020a/040a 3348f?seepr?1/04 write timing hold timing cs sck 01234567891011121314 si instruction so 76543210 data in high impedance 15 16 17 18 19 20 21 22 80 1 2 3 4 5 6 7 9th bit of address 23 byte address so sck hold t cd t hd t hz t lz t cd t hd cs
14 AT25010A/020a/040a 3348f?seepr?1/04 note: for 2.7v devices used in the 4.5 to 5.5v range, please refer to performance values in the ac and dc characteristics tables . AT25010A ordering information ordering code package operation range AT25010A-10pi-2.7 AT25010An-10si-2.7 AT25010A-10ti-2.7 AT25010Ay1-10yi-2.7 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) AT25010A-10pi-1.8 AT25010An-10si-1.8 AT25010A-10ti-1.8 AT25010Ay1-10yi-1.8 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) AT25010An-10su-2.7 AT25010An-10su-1.8 AT25010A-10tu-2.7 AT25010A-10tu-1.8 8s1 8s1 8a2 8a2 lead-free/halogen-free/ industrial temperature (-40 to 85 c) AT25010An-10se-2.7 8s1 high grade/extended temperature (-40 to 125 c) package type 8p3 8-lead, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline package (jedec soic) 8a2 8-lead, 0.170? wide, thin shrink small outline package (tssop) 8y1 8-lead, 4.90 mm x 3.00 mm body, dual footprint, non-leaded, miniature array package (map) options -2.7 low voltage (2.7 to 5.5v) -1.8 low voltage (1.8 to 5.5v)
15 AT25010A/020a/040a 3348f?seepr?1/04 note: for 2.7v devices used in the 4.5 to 5.5v range, please refer to performance values in the ac and dc characteristics tables . at25020a ordering information ordering code package operation range at25020a-10pi-2.7 at25020an-10si-2.7 at25020a-10ti-2.7 at25020ay1-10yi-2.7 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) at25020a-10pi-1.8 at25020an-10si-1.8 at25020a-10ti-1.8 at25020ay1-10yi-1.8 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) at25020an-10su-2.7 at25020an-10su-1.8 at25020a-10tu-2.7 at25020a-10tu-1.8 8s1 8s1 8a2 8a2 lead-free/halogen-free/ industrial temperature (-40 to 85 c) at25020an-10se-2.7 8s1 high grade/extended temperature (-40 to 125 c) package type 8p3 8-lead, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline package (jedec soic) 8a2 8-lead, 0.170? wide, thin shrink small outline package (tssop) 8y1 8-lead, 4.90 mm x 3.00 mm body, dual footprint, non-leaded, miniature array package (map) options -2.7 low voltage (2.7 to 5.5v) -1.8 low voltage (1.8 to 5.5v)
16 AT25010A/020a/040a 3348f?seepr?1/04 note: for 2.7v devices used in the 4.5 to 5.5v range, please refer to performance values in the ac and dc characteristics tables . at25040a ordering information ordering code package operation range at25040a-10pi-2.7 at25040an-10si-2.7 at25040a-10ti-2.7 at25040ay1-10yi-2.7 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) at25040a-10pi-1.8 at25040an-10si-1.8 at25040a-10ti-1.8 at25040ay1-10yi-1.8 8p3 8s1 8a2 8y1 industrial temperature (-40 to 85 c) at25040an-10su-2.7 at25040an-10su-1.8 at25040a-10tu-2.7 at25040a-10tu-1.8 8s1 8s1 8a2 8a2 lead-free/halogen-free/ industrial temperature (-40 to 85 c) at25040an-10se-2.7 8s1 high grade/extended temperature (-40 to 125 c) package type 8p3 8-lead, 0.300" wide, plastic dual inline package (pdip) 8s1 8-lead, 0.150" wide, plastic gull wing small outline package (jedec soic) 8a2 8-lead, 0.170? wide, thin shrink small outline package (tssop) 8y1 8-lead, 4.90 mm x 3.00 mm body, dual footprint, non-leaded, miniature array package (map) options -2.7 low voltage (2.7 to 5.5v) -1.8 low voltage (1.8 to 5.5v)
17 AT25010A/020a/040a 3348f?seepr?1/04 packaging information 8p3 ? pdip 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 8p3 , 8-lead, 0.300" wide body, plastic dual in-line package (pdip) 01/09/02 8p3 b d d1 e e1 e l b2 b a2 a 1 n ea c b3 4 plcs top view side view end view common dimensions (unit of measure = inches) symbol min nom max note notes: 1. this drawing is for general information only; refer to jedec drawing ms-001, variation ba for additional information. 2. dimensions a and l are measured with the package seated in jedec seating plane gauge gs-3. 3. d, d1 and e1 dimensions do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.010 inch. 4. e and ea measured with the leads constrained to be perpendicular to datum. 5. pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include dambar protrusions. dambar protrusions shall not exceed 0.010 (0.25 mm). a 0.210 2 a2 0.115 0.130 0.195 b 0.014 0.018 0.022 5 b2 0.045 0.060 0.070 6 b3 0.030 0.039 0.045 6 c 0.008 0.010 0.014 d 0.355 0.365 0.400 3 d1 0.005 3 e 0.300 0.310 0.325 4 e1 0.240 0.250 0.280 3 e 0.100 bsc ea 0.300 bsc 4 l 0.115 0.130 0.150 2
18 AT25010A/020a/040a 3348f?seepr?1/04 8s1 ? jedec soic 1150 e. cheyenne mtn. blvd. colorado springs, co 80906 title drawing no. r rev. note: 10/7/03 8s1 , 8-lead (0.150" wide body), plastic gull wing small outline (jedec soic) 8s1 b common dimensions (unit of measure = mm) symbol min nom max note a1 0.10 ? 0.25 these drawings are for general information only. refer to jedec drawing ms-012, variation aa for proper dimensions, tolerances, datums, etc. a 1.35 ? 1.75 b 0.31 ? 0.51 c 0.17 ? 0.25 d 4.80 ? 5.00 e1 3.81 ? 3.99 e 5.79 ? 6.20 e 1.27 bsc l 0.40 ? 1.27 ? 0? ? 8? ? top view end view side view e b d a a1 n e 1 c e1 l
19 AT25010A/020a/040a 3348f?seepr?1/04 8a2 ? tssop 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 5/30/02 common dimensions (unit of measure = mm) symbol min nom max note d 2.90 3.00 3.10 2, 5 e 6.40 bsc e1 4.30 4.40 4.50 3, 5 a ? ? 1.20 a2 0.80 1.00 1.05 b 0.19 ? 0.30 4 e 0.65 bsc l 0.45 0.60 0.75 l1 1.00 ref 8a2 , 8-lead, 4.4 mm body, plastic thin shrink small outline package (tssop) notes: 1. this drawing is for general information only. refer to jedec drawing mo-153, variation aa, for proper dimensions, toler ances, datums, etc. 2. dimension d does not include mold flash, protrusions or gate burrs. mold flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. dimension e1 does not include inter-lead flash or protrusions. inter-lead flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. dimension b does not include dambar protrusion. allowable dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. dambar cannot be located on the lower radius of the foot. minimum space between protrusion and adjacent lead is 0.07 mm. 5. dimension d and e1 to be determined at datum plane h. 8a2 b side view end view top view a2 a l l1 d 1 2 3 e1 n b pin 1 indicator this corner e e
20 AT25010A/020a/040a 3348f?seepr?1/04 8y1 ? map a ? ? 0.90 a1 0.00 ? 0.05 d 4.70 4.90 5.10 e 2.80 3.00 3.20 d1 0.85 1.00 1.15 e1 0.85 1.00 1.15 b 0.25 0.30 0.35 e 0.65 typ l 0.50 0.60 0.70 pin 1 index area d e a a1 b 8 7 6 e 5 l d1 e1 pin 1 index area 1 2 34 a top view end view bottom view side view 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 8y1, 8-lead (4.90 x 3.00 mm body) msop array package (map) y1 c 8y1 2/28/03 common dimensions (unit of measure = mm) symbol min nom max note
printed on recycled paper. 3348f?seepr?1/04 xm disclaimer: atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company?s standar d warranty which is detailed in atmel?s terms and conditions located on the company?s web site. the company assumes no responsibi lity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi thout notice, and does not make any commitment to update the information contained her ein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel products , expressly or by implication. atmel?s products are not aut horized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature ? atmel corporation 2004 . all rights reserved. atmel ? and combinations thereof, are the registered trademarks of atmel corporation or its subsidiaries. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of AT25010A

	To Download AT25010A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .